HW#8 PLL

本次習題基本說明

進階說明

課堂練習 

Deadline: Saturday at 23:59 (one more week)

Send all the share links to  me chang212@gmail.com by email with subject HW#6 [your id, your name]

任選一題

1. (a) Build a 9.0 GHz 65 nm Fractional-N PLL Synthesizer with NM Optimization 

(b)  Cross check your PLL  by MNA

Hint: What is NM method? NM Algo

2.

(a) Build Apple C1 ADPLL — 7.0 GHz (spec) with A* optimization, TSMC N7

Apple C1 ADPLL — 7.0 GHz  

(b) Cross check your Apple C1 ADPLL  by MNA